more circuit components are becoming inacce".,ibl .. for .. ,tenlal testing. diagnosis. and repair. Memor� arra�s arc widely us"d in VLSI chips. and restructuring of partiall� fault� arra�., b.1 the available spare rows and columns is a l'omputationall� in tractable problem. Conventional softwart' nH'mnr� -repair al gorithms cannot he readil� implemented \I ithin a VLSI chip to diagnQse and repair these fault� memor� arra� s. Intelligent hardware based on a neural-network model PI'''' ides an eH' el' tile solution for such huilt-in self-repair (B1SR) applil'ations. This paper clearly demonstrate, how to represent the objectil e function of the memor�' repair prohlem as a neural-network {'nergy function. and ho\\ to exploit the neural net\\ ork 's ")lI vergence pr()pert� for derh ing optimal repair solutions. T\\ 0 algorithms have heen developed using a neural network. and their performances are compared with the repair most (RM) algnrithm that is ('ommonly u,cd h� mcmorl chip manufactur ers. For randomly generated defect patterns. the proposed al gorithm II ith a hill-climbing (HC) eal)abilit� has been found to be successful in repairing memor� arra), in 9S'7t case.,. as op PQsed to R:\l's 20'1 cases. The paper also demon,trates h(",.
hy using l'er� small silicon merhl'ad. onc can impknll'nt this algorithm in hardwarl' \\ithin a VLSlchip for BISR nf memor� arrays. The proposed auto-repair approach i" S)H)\' n to im proH the VI.SI chip yield by a significant fat:lor. and it can also impnne the life span of the chip b� automatically rcstrul' turing its memory arrays in the c\ ent of sporadic cell failure, during the field liSt'.
I. hTJ{(llll'C II(),
A s THE VLSI device techn()l()�il'al feature width I" rapidly decrea,ing tu the range ()t hundreds uj nanometers. the chip yield tends to reduL'c progressively due to incrcased chip area. compk.\ fabrication pro cesses. and shrinking device gcometries. In order to sal vage partially faulty chip". redLlndant Clrl'Ult ekI1ll'llt, arl' incorporated in the chip". and an apprupriate rel'unhglll' ation scheme is employed to by pa" and replace the fault\ clements. In high-den,ity dynamic random-access mem\fanu..., cnplll"Cl"l\cd \1a� 1. 199(), rc\i:-.cd JaJlll�tr.' 10. Iyl):. I'ill" \\\l!� \vl1:" : .. uppot1ed in part h.' the !\;JI]()nai SCh'TlCl' FlllJrllLI\lllll lInJI..-'f (;ranl '1I)l� 4013CN�, h� the-011icc of ;\Id\,ll RC�L'ardl undn (iran! ()()014-k:) K 0122.
Jnd by the L.S. Anlll URI Pn'8ralil under (;ran( Il.-\AL O.1·S7·" (loll"
Thi:-, paper wa� recoillmended h\ :\:-,.,OClatc EdirOl F Hrekl P. \1<. uumdcr 1:-. IAlth the U('"p�I1Illcnt (1j 1:::J Cl"tllcd l-:.n:..! I� ICl'[ln� clIH .I (',)111 puler SCll'ncl', The Unl\er .... Jty ill" l\1i .. [91. [10[. [14] .
[15 [. [29[ . A review of these algorithms for memory di agnosis and repair can he seen In [4[. But all of these algorithlm cannot he readily applied to embedded arrays.
where they arc neither l'lllltrollable by external testers. nor arc their re'ppns",> readily observable, Built-in ,df-test (BIST) cirl'ults are c()mlllonly Llsecl to comprehensively test ,uch emhedded arra., s and had chips are discarded llhcn thev lad III pass the relevant test procedures. In or (lcr 1(1 ,,-dva�e thc partially tault: chips, new built-in self I'cpair (BISR) circuits lllu. ,t he developed for optimal re pair ()f the fault\ l1lemoryarravs
In this papl'l'. a n()\cl self-repair scheme is proposed th:JI usc, a huilt-in nc:ural llc:t\\()rk to determine how to [28] and exhaustive search II J algorithms were developed to rcpair the faulty memory subarrays. Since the search space was very small for such problem siLes, all these algorithms provided high throughput in memory diagnosis and repair. But as the memory size has increased to sev eral megabits over the last few years, the defect patterns have become sufficiently complex and the search space has grown extensively. The problem of memory repair has been shown to be NP-complete [9] . [141 by demonstrating that the repair problem is transformable in polynomial time to the Constrained Clique problem in a bipartite graph. A number of heuristic algorithms, such as branch and-bound [14] , approximation [14 L best-first search [10] , and others [15] , [29] , recently have been proposed to solve the memory array repair problem. The two key limitations of these algorithms are a) that their worst-case complexities are nearly exponential and h) they are not readily implementable within the chip for BISR. These algorithms are generally written in a high-level program ming language and are executable on general-purpose computers. This paper addresses two fundamental aspects of the memory repair problem: how to devise efficient al gorithms so that the overall production throughput im proves along with the chip yield, and how to generate such repair algorithms in hardware so that they can be applicd to repairing memorics, embedded within the VLSI chips. The contribution of this paper is to demonstrate how to solve the array repair problem by using neural networks. and how to implement a BTSR scheme in hardware. A neural network can produce solutions by the collective computing of its neuron processors with far faster speed than the abovementioned sequential algorithms running on conventional computers. Since these neural processors are simple threshold devices. the basic computing step of neural nets is comparable to the on-off switching of a transistor [7] , [8], 122 L [24] . Another potential advantage of using neural networks is that they arc robust and fault tolerant in the sense that they may compute correctly even if some components fail and/or the exciting signals are partially corrupted by noise. Thus the reliability of the self-repair circuit using electronic neural networks is very high. This has heen experimentally verified in Section VI.
This paper has been organized as follows: Section II provides a brief overview of the neural network model 125 and its dynamic behavior. Section III provides a formal framework for the memory repair problem using the con cepts of neural net computation. Two algorithms are de veloped by programming the synaptic weight matrix of the neural net. The first algorithm is greedy, and starting from any random configuration (i.e., arbitrary neuron states), it can solve the problem by monotonically reduc ing the energy function of the neural net. The second al gorithm uses the HC technique to yield a near-optimum solution. Section IV gives the simulation results of the neural net algorithms. From the simulation experiments, it is seen that the neural net algorithms are superior to the RM algorithm. An electronic implementation of neural networks is demonstrated in Section V. The intrinsic fault tolerant ability of a neural net is studied in Section VI. The yield improvement and hardware overhead caused by the neural-net self-repair circuitry are examined in Sec tion VII.
II. NELRAL NET COMPUTATION MODEL
The earliest mathematical formalization of the human nervous system can he found in the work by McCulloch and Pitts [19] , where it was modeled a, a set of neurons (computation elements) interconnected by synapses (weighted links). Each neuron in the model is capable of receiving impulses as input from and firing impUlses as output to potentially all neurons in the network. The out put function of a neuron depends on whether the total amount of input excitation received exceeds its predeter mined threshold value 0, or not. The state of neuron i is represented by an all-or-none binary value Sj, with Sj = 0 being a nonfiring condition and Si = I denoting an im pulse-firing condition. Note that one may represent a non zero threshold by applying an external impulse bias hi to the neuron i with hi = 0"
Interactions between two dift'erent neurons occur through a synapse serving as a duplex communication channel. The signals passing through the synapse in both directions are considered independent. Moreover, the sig nal traveling from neuron i to neuron j is amplified by a weight factor WI" i.e., if the impulses fired by a neuron correspond to a unit influence, then a firing neuron i pro 
The idea of using a neu ral network to tackle combina torial op timizati on problems was first proposed by H op field [12] . who designed and fahricated a neural network for solving the classic J'ral'eling Sale,l//wll Problem 151. The objective (cost) function of a comhinatorial optimi zation problem can he represented by Lvapunov' s energ) function of the neural network. and the netlvork's prop erty of co nvergence from a random inilial state to a lclcal m inimal energy state can he utili zed to reduce the L,,,,t function of the comhinatorial prohkm , However. thc neural computing approach g iven in 1121 leads only to the design of a greedy gradient descent I G D) algorithm \\ hich stops searching at the fip,t local minimal �Lllution encoun tered; consequently. the neural netwc)rk solution IS gen erally of low quality,
In' this section \\ e studv the convergence hehavior ot neural networks, We denl()nstrate that more p()\l e rtul ,carchinu str;.llCUle, can he dc \ eloped hy modifying the ,imple e,D algl;rithlll, By programming the neural nl't v\ork ill �ll appropriak v\a�. vvc lind that the n cund nets arc capable of searching the solution by He or tunneling, Thus. the probability of ohtaining a globally optimal so lution h) lIsing ncural net\\llfks is Icry high ,
Assume a 1lll'IlH)J"\ array ()f size: ,v x N with exactly p s pare rows and (/ spare �()lumns that can he utilized to replace the defectivc rows and colum ns, Assume an ar hltrary fault pattern in whll'h taulty cells randoml y lKcur on III « N) disllllL't mws and 1/ « N) distinct columns of the memory arrav . such that the l'ompacted subarray of ,izc II/ ;< /I C l;ntain� all re!c:vant mv" and columns wh ich havc at least one faultv ccll, Let the matrix D = {Ii,,} of sire 1/1 x 1/ characteri/e the status of the memory cells. such that il" . which corresponds to the cell at row i and column j. is I if the cdl i� faulty. and Ii" = O. otherwise, Normally . vcr) fe\\ cel ls in the array are faulty. and the l'haracteristic matrix, D. l'i highly sparse. A row re pair scheme can be represented a., a v ector U of m hits. such that II, = 0 if mVI i " to he repla ced , otherwise 11, = 1. 0 � i � III -I h, colullln rep air scheme is defined in the same ta,hion. and is denoted hy a vector V of 11 bits , The numhers of () ' s in U and V must be less than or equal to fI and (/. respectively, The memory is said to be repairable if the above c(lThtraints are satisfied . and essentially the repair prohlem is how to detennmc a pair of U and V.
In additi()n to the characteristic matrix D. let the overall statu.; PI' row i and l'lllllllln.i of the array be characterized by r, and /.: ,. respectively.
I'
it' \'0\\ I l'(lI1tains defective element;,
To design a neural net f(lr the memory repair problem. The expression for C 2 monotonically decreases as more and more defective cells are covered by the spare rows and columns. If all defective elements are covered by at least one spare row or column, the above expression is then minimized to zero. Unsuccessful repairing schemes which fail to cover all defective clements will yicld positive costs. The two double summation terms in C 2 are equivalent. As it will be seen later in the expression for the synaptic weight matrix, this duplication facilitates the later transformation to neural net energy functions.
Another cost function can be defined by modifying the CI expression, i.e.,
Note that Ci is actually a simplified CI with p and q set to zero. Without considering whether all defects will be covered or not, the expression for C; prefers repair schemes with fewer spares used. Intuitively, this way more efficient repair schemes may be encouraged. But the new C; + C2 combination has a potential danger of hav ing a large amount of unsuccessful repair schemes with a small number of uncovered defects mapped to local min ima just because they request less spares. The differences between the neural networks defined by these two cost functions will be further illustrated later in the simulation studies.
B. The Gradient Descent (GD) Approach
It may be recalled that the neural network energy func tion is E NN The resulting neural network is shown as follows:
where {j;j = 0 if i ::f::. j, otherwise 1. the RM algorithm will be tempted to make the first two repairs on them. The algorithm will thereby fail to repair the memory because, in addition to the available six spare rows and columns, the algorithm will require two more columns or rows to cover all the defects along the diag onal direction. The neural network algorithm described in this section can repair successfully such a defect pattern by finding the unique solution shown in Fig. 1 . For such a memory fault pattern, the neural net synaptic weights will be estimated by adjusting A / B = 1 (the value A = 2 has been chosen empirically and is not critical for the performance of the algorithm) in the above expressions.
The resulting neural net synaptic weight matrix and the biases are given in Fig. 2 .
C. The Hill-Climbing (HC) Approach
We propose here a neural net with simplified He be havior that provides high-quality solutions similar to the powerful combinatorial technique, called Simulated An nealing [13] . First, let us note that the solutions to the memory array repair problem are classified as success and failure. In fact, it is commonly known that all optimiza tion problems can be transformed to a series of yes/no questions [5] . Due to this specific criterion, we do not consider any random move that may increase the energy of the system until the move is absolutely necessary, i.e., the search has reached an unsuccessful local energy min imum. If the current local minimum does not yield a suc cessful repair, moves that increase the system energy are .9,9,9.9,11.11, 1l.1I. 7.11, ll.ll, 11,9.9.9.9,15, 7. allowed hy providing negative synaptic: feedbad to neu rons themselves. The hasic idea is that when the ,earch has reached an unsuccessful local minimum. we carl l'orL'l' the neural net to make a move hy turning on a neuron. whieh appears to enter a lower energ) state but. in fact. will increa,e the system energy due to the negative ,el f feedback. Next. the .'>ystem is expected to rurn ()If .'>0I1\L· other neuron to enter a new lower energy .'>talc. tllU.'> es caping the local minimum energy trap, Notice that with very low probability. it is po.'>sible for a neuron to fall inID a loop of alternate Of} and ott states. as it i, similarl) po, sible for simulated an rlealing ((] Cycle t h rough randllill moves, Consequently. network behavior i, not admissible in the sense that it is guaranteed to COIl\ erge to an optimal solution state. As in simulated annealing. which uses a predefined criterion to hreak the inner loop of optimi/a tion. a suitable timeout mechanism is neces,arv 1m He neural nets to prevent excessively long searches,
We being [he dcseription of the new neural net b) gll ing the synaptic weights and biases <I' follllWS:
-A: (Case I) and 20 X 20 (Case 2) randomly generated arrays with about 10, 15, and 20% faulty elements wcrc used in the experiments. As was explained in Section Ill, these small size arrays represent the actual defective rows and column, in large-size memory arrays, some as large as a few million bits.
The performance of two GD neural nets GD and GD', defined by cost functions C, + C2 and C; + C2, respec tively, are compared. For both 10 X 10 and 20 X 20 arrays. the probabilities of finding a successful repair scheme versus the ratio B /A are depicted in Fig. 3 . By controlling the value of B / A, the importance of the fault coverage over the spare usage can be manipulated.
According to the figure, the effectiveness of GD' is largely affected by how A and B are selected. When A is set equal to B, no successful repair scheme can be found by GD' for any one of the repairable fault patterns, just as was expected in Section III. For 10 X 10 arrays, the percentage of successful repairs improves to about 50% as B I A increases to 5, and thereafter converges to about 42 %. GD' behaves similarly for 20 x 20 arrays. except that the peak performance happen> at about BIA = 12. Now, let k be the maximum of p and q, where l' and q are the maximum numbers of spare rows and columns al lowed to form a successful repair scheme, respectively. The B / A ratio for a peak value to occur i, found to be equal to k. Note that each firing row (column) neuron will send a -A amount of influence to disable all other row (column) neurons, and a row or column neuron is cn couraged to fire by as low as a ---B amount of influence to cover faults in a row or column. In order to allow the neural net to explore wlutions using up to k spare rows and k spare columns, we must have B :s; kA to keep up to k row or column neurons firing at the same time. For the second experiment, the effectiveness of the RM algorithm is compared with GD. In order to provide an equal starting situation, the programmed neural net is started with all neuron processors in nonfiring states in stead of other random combinations. We will use GD zero to denote this special case of the GD convergence.
The performances of these two algorithms are compared in Table 1 . Random defect patterns are generated for both cases, and the algorithms are applied to repair the faulty arrays with three different sets of available spares. From the results it was seen that on average, GD-zero is twice as successful as RM when the defect pattern is not very large (represented by Case I) and few spare rows and col umns are used. But GD-zero is about three to five times more successful when the defect pattern is large (repre sented by Case 2) and a relatively large number of spare rows and columns are used. As for the number of steps taken to find a repair scheme. it is about the same for both algorithms.
Second, tradeo1ls between the use of two neural com puting methods arc examined, and the results are shown in Table II . For each defect pattern, a number of random trials are performed by each method. Average perfor mance reaches consistency within one hundred random trials. As is expectec!, the simulation indicates that the HC approach is almost perfect in locating a successful repair scheme for repairable arrays due to its ability to perform global searches. The probability for the GD to reach a successful repair in a random trial is about 0.5. The av erage number of steps needed by He is about two to three times that needed by GD. The runtime for the GD algo rithm varies very little over a large number of experi ments, but the HC algorithm is found to have a wide var iance in the number of steps to execute the search successfully.
The chances of getting a successful scheme achieved by the four methods are shown in Fig. 4 as percentages. the average number of search steps for He is limited to about twice the number for GD, For the other two types of ,eltings, the ratios of the average lluillher of search steps are no worse than four. In fact. if we compare the equivalenl aI'em!;" /lulIlber (�l search sleps expected In this design, a neuron is realized as a difference am plifier which produces binary output voltages. The firing neuron state is represented by the high voltage output, and the nonfiring state by the low voltage output. The synaptic influences between neurons, as well as the biases to neu rons, are represented by electrical currents. Thus, an ex citatory influence propagated to a neuron can be realized by injecting current to the corresponding amplifier input. Similarly, an inhibitory influence propagated to a ncuron can be realized by sinking current from thc corresponding amplifier input. As for the synaptic amplification, it is simulatcd by the branch resistance regulating the amount of current that passes through.
Note that for the array repair sparc allocation problem discussed here. all the synaptic weights of the intercon nection matrix are negative. Moreover. between two con nected neurons, the synaptic weight of the connecting link can only be one of two different values, -A or -B. If we assume that there are equal numbers of row and column neurons, an example electronic neural net with eight neu rons can be implemented, as shown in Fig. 5. According to Fig. 5 , a neuron fires a negative influence to another neuron by turning on a transistor which sinks current from the target neuron's amplifier input. The amount of current involved is controlled by the size of the transistor. Note that owing to the assumption that equal numbers of neurons are reserved for row and column re pairs, we are able to divide the interconnection matrix into four equal parts. It is not hard to find that only the first and third quadrants, as indicated in Fig. 5 , need to be programmed based on the variable memory array defect pattern. For each programmable link, an additional tran sistor controlled by a memory cell is added to the PLIll down transistor. A programmable link can be discon nected (connected) by storing a 0 (I) in the memory cell. Fig. 6 show, the essential steps in programming the neural net's interconnection network. Let the memory ar ray defect pattern be given in Fig. 6(a) , with faulty cells represented by black dots. l'iext, by deleting fault-free rows and columns, a compressed defect pattern is ob tained in Fig. 6(b) , with a faulty cell denoted by a 1. Then the compressed defect pattern is used to program the first quadrant of the neural net interconnection matrix, and the third quadrant is programmed by the transposed com pressed defect pattern, as is shown in Fig. 6(c) .
Finally, the possibility of huilding the neural network alongside an embedded memory to achieve this self-repair purpose is demonstrated by the schematic diagram shown in Fig. 7 .
The design to be discussed assumes that a built-in tester is available to provide fault diagnosis information. First of all. the status of each memory row and column is de termined after the testing is donc, and this information is stored in the faulty-row-indicator shift-register (FRISR) and faulty-column-indicator shift-register (FCISR), with a faulty row or column indicated by a 1. Then, to com press the memory array defect pattern, the detailed defect pattern of each faulty row is provided to the row-defect pattern shift-register (RDPSR) one row at a time. As men tioned in Section III, the characteristic matrix D is highly sparse, and the fault pattern can be stored in the form of a compressed matrix each row and column of which will contain at least one faulty element. This is obtained by shifting those bits of RDPSR that correspond to the non zero bits of FCISR, into the compressed-row-defect-pat tern shift-register (CRDPSR). The content of CRDPSR is then used to program a row (column) in the first (third) quadrant of the neural net" s interconnection network. The row (column) address of the quadrant is obtained by counting the nonzcro bits in the FRISR. The stimulating biases to the row and column neuron inputs arc generated by counting the total number of faults in each row (col umn) in the row (column) fault-count shift-registers. After a repair scheme is obtained by reading the outputs of the neuron amplifiers, the information is expanded in reverse order to the compression of defect patterns, and passed on to control logic of actual reconfiguration circuits. Nor mally, laser zapping rhe circuit behavior was verified throu,;h SPICE sim ulations. Simulation output for a compressed 4 x 4 dekct pattern with eight defective memory cells is shown in Fig. S as an example . The defects arc represented by shaded squares . The initial state of the neural net was Lem . i.e . there was no allocation of spares for any faulty rows nr columns . Since every neuron repre sents either a fa ulty row or a faulty column in the compressed defect pattern. to cover the defects all neurons initially began transitioll tn ward the fi ring slate . Af ter 3 ns. the neurons representing mw 2 and column 4 were successful in competition and remained in the tiring state. This can be explained by the fact that row 2 and column 4 each hay e three defects to give the corresponding neuron the largest pll',itive bias t() ward the firing state . All other neurons started to turn olf. due to the mutual discouragement propagated through the negative synapses. When the re maining neurons were be coming low in activity. the mutual discouragement fa etor was also weakening, and the neurons started to move to- weights wi} or I1Ji can be assumed to be stuck-at-x, where
x is a positive number in the ra nge of synaptic strength values, due to transistor-stuck faults or defective memory cells that control the programmable synapses. Faulty hias generators are modeled to fluctuate within one unit of the predetermined biases, and faulty neurons will have stuck at-firing or stuck-at-nonfiring states.
Rather than rendering the entire neural network useless, these fa ults will only reshape the energy (cost) distrihu tion over the set of spare allocation schemes. Allocation schemes, which correspond to complete covers of all de fective memory cells, may no longer be mapped to ac ceptable local energy minima, thus prolonging the search fo r an acceptable solution. On the other hand, incomplete allocation schemes may be mapped to fa lse acceptable lo cal energy minima, causing the neural net to stop search ing without success .
Identical memory defect patterns prepared in Section IV are used here . Random faults are incrementally in jected into a He type of neural net to examine the achiev able percentages of repairs for repairable defect patterns .
To distinguish the degrees of seriousness among different types of faults , we inject only faults of the same type. The simulation results are shown in Fig. 9 .
The results indicate that a small number of synapse- 
VII . YIU.D ANALY SIS
In this section , a quantitative analysis of yield enhance ment due to neural network 's self-repair capability is done . Faults are injected into memory arrays, spares, and neural networks to compute the resulting yield. The overhead of the self-repair logic is also estimated.
A well-known yield formula due to Stapper 1251 . [26] is used here to calculate the original yield, Yo , without the neural-net-controlled self-repair,
where 0 is the defect density , A is the memory array area, and a is some elustering factor of the defects . Let P, be the probability fu nction for a defect pattern to he repair able with respect to the remaining fa ult-free spares and the fault condition of the self-repair circuitry , and B be the area of overhead. Then , the yield, YN, with neural net-controlled self-repair can be calculated as fo llows:
By minor algebraic manipulation, it can be seen that
If a I then , the new yield formula can be simplified
We used 256 x 256 (64-Kbit) memory arrays for sim ulation with a = I and Ao = 0. 25, 0.5, I, 2, 3, 4, so that Yo = 80 %, 66.7%. 50 %, 33.3%, 25 %, and 20%, respectively. Six hundred memory arrays, each with at least nne defect, arc generated accordingly. For each set of memory arrays, up to four spare rows and four spare columns were provided to examine the neural net repair ability with respect to the number of available spares. The spares and the neural net components are all subject to the same degree of defect density as the memory array. The resulting fu nction values of P, are shown in Fig. 10 . Fi nally, the corresponding calculated yields are given in Fig. II.
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V III Fl.'"-\I RI \lARKS
The hiologica l nervous sy stem's ability to sol ve per ceptual llptimiLatinn p ro h lem s is i mitated here to tackle the VLSI array rc pai l prohlem In contrast to the c u rrent sequent ial repair algorithms. v.. hich ru n sl owl y on t he c'o nv ent ion a l d ig iu l computers , the n eura l network 's col lective computational propcrty prov id es very fast sul l! titlm. Methods to t ransfo rm the probl em instance into neural net work computat ion model are demonstrated i n dctail . Of the two ty pes of neural nets studied in this pa per. the GD ne ural network h as been fo und to be t wo to fo ur t imes hetter than the RM al gorit hm in obt ai n i ng suc cessful repair schemes. ThO' GO minimi zes the energy funl'lion of thc network only in the local it y of the stan i ng energy value, rhe perfo rmance of t he neural network is funher improved hy i n t rod uc i ng an HC tech n i que that al lows the , earch to escape the traps of local m i ni ma . By ge nera ting random defect patterns and experimenting with a l arge numher of a rra ys. it is seen t ha t the HC al gori t hm finds a solution in a rcpairable memory array with near ce rta inty (with a proh<l bility of 0.98 or more). For the same fau lt patte rn s , simp le cummercial al g orithms. l ike 1<\1, can yield fcas ib le solutions for only 20% of the pat terns. On the averagc . about twice as many search steps are used hy the HC as opposed (0 CD.
Both the HC and GO n eu ral networks can be imple mented i n hard ware u sing very SITwl1 overhead. typically
Ie ", than 3'1c if the mc mory size is 256 Kbit or more. The payutf t)f this RISR a pproac h is ve ry high: the VLSI ch i p ! icld ca n increase from I U'k w ithout the BISR circuit to ahout IOO 'i; h) using the proposed neural nets. The paper aiso pr()\ �s th a t the ncu ra l networh are mllch morc ro b u st and fa ult-toleranl than t h e co nve ntional logic circuits. and thereby are ideally suited for self-repair circuits. The pro posed designs of neural networks can operate correctly even in the presence of multiple fa ulty synaptic circuit elements , and as more numbers of neurons become per manently stuck to a firing or a nonfiring state, the net works gracefully degrade in their abilities to repair faulty arrays. The paper shows how to solve a vertex-cover problem of graph theory , generally known to be an intractable problem, hy using neural networks. A large number of problems in other domains, which can be modeled in sim ilar graph-theoretic terms, can also be solved hy the neural-nctwork designs discussed in this paper. In the memory repair problem, an entire row or column is re placed to eliminate a defective cell. Such an approach is easy to implement and is cost-effcctive in redundant mem ory designs because the cells are very small in size. But a largc class of array networks in systolic and arithmetic logic circuits employ a different strategy where a defec tive cell is exactly replaced by a spare or redundant cell . An appropriate graph model for such an array repair prob lem will be to construct a maximum matching of pairs between the vertices of a hipartite graph representing the set of faulty cells and the set of available spare cells. The technique described in this papcr can be extended to solve the maximum matching algorithm by neural networks [18J .
The overall goal of the proposed BISR circuits is to improve the chip yield by reconfiguring thc faulty com ponents at the time of chip fabrication, and also to extend the lifc span of the chip by automatically testing and re pairing it whenever a failure is detected during the chip's normal operation. In space, avionics, and oceanic appli cations where manual maintenance, namely fI eld testing and replacement, is not feasible, such an auto-repair tech nique will be very useful in improving the reliability and survivability of computer and communication equipment.
